1 Publication number:

0 404 482 A2

12)

EUROPEAN PATENT APPLICATION

(21) Application number: 90306621.5

(5) Int. Cl.5: G06F 15/60

② Date of filing: 18.06.90

Priority: 23.06.89 US 370896

Date of publication of application:27.12.90 Bulletin 90/52

Designated Contracting States:
AT BE CH DE DK ES FR GB GR IT LI LU NL SE


7) Applicant: Hyduke, Stanley M. 3525 Old Conejo Road, Ste. No. 111 Newbury Park, California 91320(US)

Inventor: Hyduke, Stanley M. 3525 Old Conejo Road, Ste. No. 111 Newbury Park, California 91320(US)

Representative: Sturt, Clifford Mark et al MARKS & CLERK 57-60 Lincoln's Inn Fields London WC2A 3LS(GB)

(54) Simulation of selected logic circuit designs.

© A system and method for selectively simulating logic circuit designs in which a data tables generator (12) receives information from a schematic entry program (10a) or netlist entry file (10b) and produces data tables for use by a simulator (14). A designer provides inputs to the data tables generator from a schematic entry program or a netlist entry file. The data tables generator (12) generates from the information received a table of used integrated circuits and a table of their connections. A simulator (14) then receives the output from the data tables generator (12) and produces a design simulation program table that executes integrated circuit model subroutines stored in an integrated circuit model reference library (4) and netlist subroutines stored in a netlist connectivity table (18). The system may also be used for testing logic circuits on a printed circuit board by capturing signals from a potentially defective logic section of the printed circuit board and feeding them into t st points of the integrated circuit simulated by the computer simulator.



EP 0 404

SIMULATION OF SELECTED LOGIC CIRCUIT DESIGNS

The present invention relates to high speed simulation of logic circuit designs, such as an application specific integrated circuit (ASIC) and printed circuit boards (pcb) and also relates to high speed testing of electronic printed circuit boards.

The art of computer simulation or verification of electrical designs is well established. A computer model of a logic circuit design is created based on integrated circuit (IC)models and their interconnections. This logic circuit design model is then stimulated with signals emulating signals applied to a real printed circuit board, built according to the aforementioned electrical design.

Because of high processing speed requirement, the computer aided engineering (CAE) software that simulates electrical designs is usually operating on engineering workstations such as SUN or Apollo. However, even these high power and expensive workstations cannot efficiently handle designs in excess of 40,000 to 50,000 gates or cells. Since today's gate array technologies allow for manufacturing of an IC having in excess of 100,000 cells and printed circuit boards having in excess of 200,000 gates, a new method of efficient electrical design simulation is needed.

The major problem with present simulators is their incompatibility with the design process. Every design is developed in sections or small design increments. If there is any design problem then designer is locating and reviewing only the design problem area. Unfortunately, the present logic simulators simulate electrical logic designs in their entirety and they cannot by their design exclusively simulate a selected design section. Even if designer is currently working on a small design section, the designer must simulate the entire design which consumes a lot of computer time.

In the last few years the electrical logic designs, such as gate arrays, have became so complex that to have control over the design performance, each design section has to be simulated as it is being developed. Since all present electrical simulators simulate the entire design, they operate slowly and are difficult to use. The present invention solves the simulation bottleneck by allowing simulation of selective logic design sections. Moreover, these logic design sections can be selected and simulated instantly, without any visible loss of time on compilations.

The present simulators compile designs in a batch mode. This means that every, even minute, design change, has to be compiled together with the entire design for tens of minutes before the designer can simulate the design change. None of the batch compilers is capable of compiling exclusively design changes.

The signals that stimulate electrical logic designs are called test vectors. To exercise a design properly, the designer must very often modify the test vectors to find all combinations of input and output conditions that are needed for complete design validation. Unfortunately, such test vectors changes are cumbersome and time consuming with present simulators because each test vector change is subject to lengthy batch compilation together with the entire design.

The printed circuit boards have became so complex that testing them requires a lot of specialized test equipment and trained personnel to manage the sophisticated test equipment. The use of simulation tools for printed circuit board testing has not been very successful because these simulators simulate the entire board design and therefore they are unduly slow in operation.

It is therefore one object of this invention to provide a new system and method for high speed simulation of electrical logic designs by allowing selective simulation of design sections.

Another objective of this invention is to provide an electrical simulation environment based on an incremental compiler that instantly registers all design changes and eliminates a need for lengthy batch compilations of the design changes. It is also an object of the present invention to eliminate lengthy compilations of test vector modifications by using a new incremental compiler.

Still another objective of this invention is to provide a low cost and high speed system and method for testing of selective printed circuit board sections.

The purpose of the present invention is to lower the cost of electical design development by cutting the simulation time. The present invention also increases design reliability by allowing a designer to fine tune each design section. The tools and techniques described hereinafter are applicable for high speed simulation of electrical logic designs, including gate arrays and printed circuit boards. These tools may be used in conjunction with low cost logic analyzers for testing and troubleshooting of printed circuit boards.

While logic simulators such as CADAT from Daisy Systems Corporation, HILO from GenRad Inc. and others compile and simulate the entire design, the simulator of the present invention simulates only the design sections that have been explicitly selected for simulation by the designer.

The system and method of the present invention applies both to gate arrays that use electronic logic

cells and printed circuit boards that use IC chips. For simplicity, IC chips will be referred to hereinafter. However, it shall be understood that the same process, rule and action applies equally to gate array cells.

A simulator according to the invention is based on two dynamically generated tables; a table of used IC chips and a table of their connections. These tables are generated automatically by an incremental compiler, being a part of the simulator, during design entry. Each IC in the IC chip table has several flags. One of the flags indicates that an IC is currently in use by the simulator. As the user adds or deletes ICs from simulation, the flags of these ICs are modified accordingly. During simulation these flags are checked and all IC chips with a "dont use" flag are skipped over or excluded from the simulation process.

The aforementioned simulator can be used for troubleshooting printed circuit boards. A set of signals can be captured from a failing section of the board, for example with the help of logic analyzer, and fed into corresponding test points and ICs that are simulated by a computer based simulator. Since the ICs that are marked with a "dont use", flag do not participate in the design simulation, the simulator produces test results much faster. Since the system and method of the invention speeds board testing by orders of magnitude, low cost personal computers and logic analyzers can be used for testing of even most complex printed circuit boards.

The above and other features of this invention will be fully understood from the following detailed description and the accompanying drawings, given by way of example and, in which

FIG.1 is a block diagram of simulator according to the invention.

FIG.2 is a schematic of a typical logic circuit. in RAM memory.

FIG.4A is an example of a test vector display of possible waveforms for selection.

FIG.4B is a diagram of a pointer table to test vectors.

FIG.4C is an illustration of a portion of a test vector table.

FIG.5 is a block diagram of a system for printed circuit board testing according to the invention.

FIG.6 is a flowchart illustrating a software program of the data tables generator for producing data tables.

FIG.7 is a flowchart of a software program for producing an executable design simulation program table.

Modeling of electronic logic circuits in software is called simulation. The simulator should show all characteristics of the real circuit such as functional and timing behavior. The present invention provides for accelerated simulation of logic circuit designs and printed circuit board testing. General hardware implementation of the invention is shown in Fig. 5. Computing means 50 is similar to the well-known personal computers such as the IBM AT or Sun workstations and include central processing unit 51 having associated RAM memory, hard disk memory 52, data display 53, keyboard 54 and printer 55. Such computers are so well-known to those skilled in the art that no detailed description of their construction or operation is needed here.

Fig. 1 illustrates a block diagram of a simulator according to the present invention. Schematic entry program 10a is used by a designer for logic circuit design entry in the form of schematics. An example of such a schematic is shown in Fig. 2. Netlists also contain all information about system behavior that is needed for simulation, which means an alternative to schematic entry program 10a may be a netlist data file

Data tables generator 12 is a programmed routine that converts design data presented on input 11a or 11b from schematic entry program 10a and netlist entry file 10b respectively and creates a design elements data table of design elements that include ICs, terminals, switches, signal names and the and the like. Such a table for the logic design circuit of Fig. 2 is shown in Table 1A. Hereinafter the term IC model will be used as representative for all design elements that have models. Data table generator 12 checks each item in schematic data presented on signal line 11a or from the netlist data fed on signal line 11b, against a list of available IC models, stored in model reference index 2 which may be a program directory in model reference library 4. Model Index Table 2 are fed via signal line 3 into data tables generator 12, and provides the address of a model software subroutine stored in IC models reference library 4.

Data tables generator 12 compares data on signal lines 11a or 11b with a list of IC models in model reference index 2 and generates and stores their locations in RAM memory in Table 1A. If a design element on signal line 11a or 11b does not have a model in models reference index 2, then its model pointer column is set to "none" and this element is not simulated directly. If the design element is a terminal or signal line name, its identity is marked in the appropriate column as shown in the design elements data table 1A. The "used" or active design elements column in the table marks for reference which design elements should participate in a design simulation. This column, as described later, can be instantly and directly modified by a designer through an entry from both the schematic entry program 10A or netlist entry program 10b entry.

20

25

TABLE 1A

| DESIGN ELEMENTS DATA | | | | |
|-------------------------------------|--------------------------------------|---------------------------------------|-----------------------------------|--|
| ITEM | MODEL POINTER | TERMINAL | SIGNAL | USED |
| B2 B3 B1 C1 C2 | 2F8 2F4 none 2F8 2F8 | NO NO NO NO | NO NO NO NO | YES YES YES YES YES |
| C3 2FC end of B1 macro | | NO | NO | YES |
| 29 30 31 32 33 WRITE | none none none none none | YES YES YES YES YES NO | NO NO NO NO NO YES | YES YES YES YES YES YES |
| end of A1 macro | | | | |

Data tables generator 12 also indicates in Table 1A the end of a set of commands or instructions called a macro such as A1 and B1. The use of this information will be explained in greater detail hereinafter with reference to Table 3. In addition to Design Elements Data Table 1A that includes the list of simulated elements, data tables generator 12 also creates from data on signal lines 11a or 11b a list of all connections between simulated elements. An example of such connectivity data for block B1 is shown in Table 1B wherein RAM pointer A3CO indicates the location of the B1 macro connectivity list in the RAM memory.

TABLE 1B

| NETLIST | CONNECTIVIT | TY DATA |
|---------|-------------|--|
| MACRO | POINTER | CONNECTIVITY |
| B1 | A3C0 | 29",C1/1 30",C1/2 C1/3,C3/1 31",C2/1 32",C2/2 C2/3,C3/2 C3/3,26" |

All executable IC models or software subroutines are stored in the IC model reference library 4. During creation of Table 1A only pointers to SC models in models reference library 4 are needed. These pointers are provided by Models Index Table 2, stored in models reference index 2.

55

10

15

20

25

30

35

40

TABLE 2

| MODELS INDEX | | |
|--------------|----------------|--|
| IC MODEL | RAM POINTER | |
| 7400 | 2FO | |
| 7404 | 2F4 | |
| 7408 | 2F8 | |
| 7432 | 2FC | |

Every terminal, signal line and every IC pin have an automatically preassigned RAM location. This preassignment is done by simulator 14 as it reads in data from Design Elements Data Table 1A data and reviews the RAM requirement of each model that is referenced by a RAM POINTER in Model Index Table 2. An example of such RAM location assignment is shown in the memory diagram of Fig. 3, where RAM location address 3B0 stores the logical signal value on the input pin 1 of logic gate B2. Similarily, RAM locations 3B2 and 3B4 store logic signal values of pins 2 and 3 of logic gate B2, respectively.

Every time a software call is made to an IC model subroutine in models reference library 4, a subroutine calculates IC model behavior and returns new behavioral data to RAM location or address. As a subroutine for IC model 7408 in Models Reference Index 2 is called, it fetches its inputs from RAM locations 3B0 and 3B2 and returns the calculated logic value at RAM location 3B4. This process is performed for each IC that is used in the schematic and listed in Table 1A. To execute all IC models and transfer the results to the receiving ICs, a special Table 3 is created under control of simulator 14. The art of IC modeling is well established and many companies, such as ALDEC Company, 3525 Old Conejo Road, Newbury Park, California provide large IC model libraries. Therefore, there is no need to describe in detail the IC model structures but only their use.

The simulator 14 receives Table 1A and 1B data from Data Tables Generator 12 on signal line 13 and automatically creates Design Simulation Program Table 3 that includes a set of excutable subroutines for IC models and netlists as will be described in greater detail hereinafter. The executable subroutines for ICs are addressed by Table 1A and provided by IC models library 4 via signal lines 5. The executable subroutines for net list data transfers are provided by Table 1B.

Design Simulation Program Table 3 is directly created from Tables 1A and 1B and is a complete design simulation program that executes IC model subroutines stored in IC models reference library 4 and net list subroutines stored in Netlist Connectivity Data Table 1B. The IC models are executed first. When all IC models, within schematic block 25 (B1), are executed, a subroutine for transfer of data within the schematic block 25 is called and executed. In this way, by executing the programs in Design Simulation Program Table 3, simulator 14 performs one simulation cycle.

40

10

50

TABLE 3

DESIGN SIMULATION PROGRAM LIST OF EXECUTABLE SUBCROUTINES set B2 pointer call B2 model set B3 pointer call B3 model skip B1 ; it does not have a ready-made model set C1 pointer call C1 model set C2 pointer call C2 model set C3 pointer call C3 model ; this was the last IC in B1 macro set B1 netlist pointer ; e.g. A3CO from Table 1B call B2 netlist ; the above operation executed B2 netlist transfers set A1 netlist pointer ; execute A1 netlist transfers call A1 netlist ; one simulation cycle of schematic in Fig. 2 is completed

The schematic entry program 10A and netlist entry file 10B include provisions for marking ICs that should be simulated. Selecting design elements for simulation is well within the scope of established software procedures known in the art, such as LINK and SLAV from ALDEC Company, referred to hereinabove, incorporated hereinby reference, and therefore, need not be described in great detail. When data tables generator 12 creates Dedsign Elements Table 1A, it specifies in the "used" column whether the given design element should be simulated or not. Similarily, when simulator 14 creates the executable Design Simulation Program Table 3, it checks the USED field in Design Elements Data Table 1A. If this field indicates that an element such as IC is not used, then simulator 14 does not include it in Design Simulation Program Table 3 and subsequently that IC is not simulated.

The program routines for generating elements data tables and design simulation table are shown in Figs. 6 and 7. The data tables generator 12 is a program that scans the data on signal lines 11a or 11b and produces a table preferably similar to Table 1A. A detailed flowchart diagram of the data tables generator 12 is shown in Fig. 6. Subroutine 60 checks if the designer's input on line 60a is a design element, in which case subroutine 60 enters the design element name into table 1A. For example, it may be entered in column 1 of Table 1A. Subroutine 62 is triggered by an input on line 61 and checks by means of models reference index 2, (Fig.1) if the entered input 60a has a model in the model reference library 4. If a model is available, then location of that model in RAM memory is entered into the column "model RAM pointer", of table 1A. Input on line 60a also comes from program feedback or return line 86 to check for new input on signal line 11a or 11b.

The software subroutine 67 triggered by a signal on line 66 checks if the input is a terminal. This information is derived directly from a netlist or schematic symbol that is associated with the input. If the input is a terminal, it is entered into the Table 1A by subroutine 69. Otherwise, subroutine 72 checks whether it is a signal name. If the input is a signal name, then it is entered in the SIGNAL column of table 1A and control is returned to the beginning of the program as illustrated in the flowchart of Fig. 6 by signal lines 75 and 86.

If input signal 60a is a request to add an existing design element to the simulation then the associated USED column of table 1A is marked "YES" by subroutine 82. Subroutine 79 checks whether a design element should be removed from the simulation. If the input on line 60a is a simulation delete command then program subroutine 79 via subroutine deletes the "YES" in the USED column of the slected design elements. If subrountine 84 detects that the designer entered input 60a is a request to switch to simulation mode of operation then the program creating table 3 is activated via signal line 88. Otherwise, the program returns to the beginning of the flowchart in Fig. 6 to await input.

_

10

15

20

It should be clear to those skilled in the use of computer aided design how a n tlist similar to table 1B is generated. Such netlists are generated by a number of different companies such as ALDEC Company and Personal CAD Systems.

The simulator 14 is comprised of two programs; one that creates design simulation program table and another that executes the subroutines in the Table 3. The executing program portion of the simulator 14 may be provided by any of the known simulator programs such as SUSIE available from ALDEC of Newbury Park, California. The program for creating Table 3 will be described hereinafter with reference to Fig. 7.

The process of generating Table 3 is described with reference to the program flowchart of Fig. 7. Subroutine 89 checks whether the input on signal line 88 from the data tables generating program is either a netlist or an element having a model in model reference library 4. If the input on signal line 88 is neither a netlist nor an element having a model, then no action is taken and the next item 88 in Table 1A is processed. Subroutine 92 checks whether item 88 has an IC model. If it has an IC model then subroutine 100 automatically creates a call to the model library. If the input item 88 has no model then it must be a netlist and subroutine 95 writes a call to the netlist subroutine shown in Table 2. Subroutine 97 checks whether there is an end to Table 1A. If an end is found, subroutine 101 returns control to the simulator 14 which will execute the newly created table 3. Otherwise, control is returned to the beginning of the flowchart in Fig. 7.

The program routines illustrated flowcharts in Fig. 6 and 7 are given by way of example only and provide a clear understanding of how table 3 may be automatically generated by software routines.

Each time a new element is selected by a designer for simulation or deleted from simulation, a new Design Simulation Program Table 3 is generated by simulator 14. Since the executable Design Simulation Program Table 3 is generated through a simple translation of Design Elements Data Table 1a, and Netlist Connectivity Data 1B and Models Index Table 2, Design Simulation Program Table 3 is generated within milliseconds and is instantly available to the user. As a result of this process, a user can instantly select any set of ICs and signals for simulation. Since Design Simulation Program Table 3 automatically includes only the ICs that participate in simulation, this provides a major saving of simulation time. Simulator 14 can be similar to a simulator manufactured by ALDEC known as SUSIE or similar to DIGITAL DESIGN LABS simulator available from Personal CAD Systems.

To simulate a design, the user must feed in design stimuli for execution by the executing program in the simulator 14. In an interactive system, the stimuli can be fed directly from a timing display screen. Test vector entry program 20 feeds on signal line 21 information provided as shown by Figs. 4A, 4B and 4C. Fig. 4A shows graphically the signals that are used in simulation of logic schematic in Fig. 2. Test vector entry program is a test vector editor readily available from sources such as ALDEC and others. The signals created by test vector entry program 20 and by simulator 14 may be selectively displayed on simulation data display 16 (i.e. windowing). All signals shown in Fig. 4A that are used as design stimuli, are marked in the second column with an asterisk (*) and are automatically included in Design Elements Data Table 1A. The logical states of these signals are stored in RAM memory. The pointers to these locations are shown in Fig. 4B. The actual RAM locations for these test vectors are listed in Fig. 4C.

All test vectors that have been marked by a designer in Fig. 4A with an "*" are write protected. Such signals cannot be overriden by simulation data generated by simulator 14. For example, if an "*" is placed next to the "write" signal in Fig. 4A, then the data produced on B2-3 output may not be stored at the "write" signal location.

Instead the old "write" signal data will be retained. Similarily, if pin 3 of gate B2 is displayed in Fig. 4A and marked with the "*", then its corresponding location in RAM memory, shown in Fig. 4C, will be write protected and simulation results will not be saved at the 3C00 RAM location. This process of RAM protection is useful when a designer wants to override simulation results by feeding into an IC model pin his own test vector. Any test vector that has been drawn or entered into Fig. 4A and marked with the "*" will not be altered by the simulation results. Instead, the test vector data stored in Fig. 4C will be used as inputs to simulator 14.

Fig. 5 shows logic analyzer 43, such as Tektronics 1241, receiving signals 42 from a printed circuit board under test 41. Signals 42 are converted into the appropriate signal format, for example the well known IEEE-488 standard, and fed into simulator system in place of test vector entry 20 (FIG. 1). Signal line 42 of logic analyzer 43 can be attached to any section of a printed circuit board 41. If the signal lines 42 are attached to printed circuit board pins corresponding to terminals 29, 30, 31 and 32 as shown in the schematic of Fig.2 and fed into corresponding test points of schematic block B1 in Fig. 2, then the schematic block B1 can be simulated under the control of signals 44 provided by logic analyzer 43. Test comparator 46 receives pin 3 of gate C3 output from simulator system on signal line 47 and compar s it with a corresponding signal on the PC board 41 as provided on signal line 45 by logic analyzer 43. Should

there be any discrepancy between signals 45 and 47, the test comparator 46 will show it as a PC board 41 failure. Simulator system 1 output is stored on hard disk 52 and may be displayed on CRT display 16 (Fig. 1) or hardcopy provided on a printer 55.

If a designer selects via schematic entry program 10A that only schematic block B1 should be simulated, then the new Design Simulation Program Table 3 that is generated by simulator 14 will include only block B1 and other model elements will be removed from the Table 3. Since simulation of schematic block B1 is faster then simulation of the entire schematic logic diagram of Fig.2, the results will be produced much faster by simulator 14.

To ease the transistion between design and simulation data for the designer, it is advantageous to be able to selectively switch the display an a CRT screen between the schematic in Fig. 2 and the simulation data in Fig. 4C. To accomplish this, schematic entry and display program 10A provides for selectively viewing schematic entry and simulation data display 16 on the same hardware display screen shown as CRT display 53 in Fig. 5. The combination of switching between displays on a single screen is called "windowing" and is a known art to those skilled in computer program design, and therefore no detailed explanation is needed here.

This invention is not to be limited by the embodiment shown in the drawings and described in the description which is given by way of example and not of limitation, but only in accordance with the scope of the appended claims.

Claims

1. A logic circuit design simulation system comprising;

data table generating means for generating a design elements data table and a netlist connectivity table:

logic circuit design entry means for entering logic circuit design input into said data table generating means; model reference library means storing integrated circuit models for reference in simulating selected logic circuit designs;

model index reference means connected to said data table to generating means for selecting memory pointers to integrated circuit models in said model rederence library means;

simulation means receiving the output of said data tables generating means, said simulating means including;

design simulating table generating means for generating an excutable design simulation table,

executing means for executing subroutines in said executable design simulation table,

test signal entry means for entering test signals into said simulator means for execution with said executable subroutines;

whereby integrated circuit models and netlist data may be processed to generate simulation data.

- 2. The system according to claim 1 in which said data tables generation means generates a used field in said integrated circuit model table whereby said used field may be used for revising said executable design simulation table.
- The system according to claim 2 including display means; and selective switching means for selectively switching said display means between electrical logic circuit design entry and simulation output.
- 4. The system according to claim 3 in which said electrical logic circuit design entry means includes schematic entry means and netlist entry means.
- 5. The system according to claim 3 in which said means for entering test signals comprises a test vector entry means.
- 6. The system according to claim 3 in which said means for entering test signal comprises a logic analyzer.
- 7. The system according to claim 3 in which said means for entering test signals comprises a logic analyzer, said logic analyzer being connected to a logic section of a logic circuit on a printed circuit board.
- 8. The system according to claim 3 including an integrated circuit model reference library means connected to said simulating means.
- 9. The system according to claim 3 including test vector entry means for entering test vectors into said simulating means.
- 10. The system according to claim 9 in which said test vector entry means includes means for modifying test vectors entered.
- 11. The system according to claim 1 including test vector entry means for entering test vectors into said simulating means.
 - 12. A method of simulating small design increments of a as logic circuit comprising;

entering electrical logic circuit design information;

generating a design elements data table and a netlist connectivity table from said electrical logic circuit design entries;

selecting-memory pointers to an integrated circuit model reference library from an int grated circuit model reference index means;

applying data from said design elements data table, said

netlist connectivity table and said memory pointers to simulating means;

generating an executable design simulation program listing table;

executing program subroutines from said design simulating program listing table in simulating means; whereby simulation data may be generated representing integrated circuit models and netlist data.

- The method according to claim 12 including:
- displaying electrical data; and selectively switching between displaying electrical logic circuit design information and simulation output.
- 14. The method according to claim 12 in which entering electrical logic circuit design information comprises selectively entering electrical logic circuit model schematic information or netlist entry information.
- 15. The system according to claim 12 including means for entering test data into said simulation means.
- 16. The method according to claim 15 in which entering said test data comprises signal entry from a logic analyzer connected to a logic circuit on a printed circuit board into said simulation means.
- 17. The method according to claim 15 in which entering said test data comprses entering test vectors into said simulating means.

25


30


35

40

70

50








F1G.2

| RAM N | | 10 |
|-------|------|----|
| B2-1 | 3B\$ | |
| B2-2 | 3B2 | |
| B2-3 | 3B4 | |
| • | . • | |
| • | • | |

FIG.3









11) Publication number:

0 404 482 A3

(12)

EUROPEAN PATENT APPLICATION

(1) Application number: 90306621.5

(51) Int. Cl.5: G06F 15/60

2 Date of filing: 18.06.90

Priority: 23.06.89 US 370896

② Date of publication of application: 27.12.90 Bulletin 90/52

Designated Contracting States:
 AT BE CH DE DK ES FR GB GR IT LI LU NL SE

Date of deferred publication of the search report: 14.10.92 Bulletin 92/42 Applicant: Hyduke, Stanley M. 3525 Old Conejo Road, Ste. No. 111 Newbury Park, California 91320(US)

Inventor: Hyduke, Stanley M. 3525 Old Conejo Road, Ste. No. 111 Newbury Park, California 91320(US)


Representative: Sturt, Clifford Mark et al MARKS & CLERK 57-60 Lincoln's Inn Fields London WC2A 3LS(GB)

(S) Simulation of selected logic circuit designs.

A system and method for selectively simulating logic circuit designs in which a data tables generator (12) receives information from a schematic entry program (10a) or netlist entry file (10b) and produces data tables for use by a simulator (14). A designer provides inputs to the data tables generator from a schematic entry program or a netlist entry file. The data tables generator (12) generates from the information received a table of used integrated circuits and a table of their connections. A simulator (14) then receives the output from the data tables generator.

ator (12) and produces a design simulation program table that executes integrated circuit model subroutines stored in an integrated circuit model reference library (4) and netlist subroutines stored in a netlist connectivity table (18). The system may also be used for testing logic circuits on a printed circuit board by capturing signals from a potentially defective logic section of the printed circuit board and feeding them into test points of the integrated circuit simulated by the computer simulator.

P 0 404 482 A3



EUROPEAN SEARCH REPORT

Application Number

EP 90 30 6621

| ategory | Citation of document with it of relevant pa | ndication, where appropriate, | | | CLASSIFICATION OF THE APPLICATION (lot. Cl.5) | | |
|----------|--|----------------------------------|--|---------------------------------------|---|--|--|
| x | US-A-4 827 427 (HYDUKE) | 2 May 1989 | 1,11,12, | G06F15/60 | | | |
| | • | | 15,17 | | | | |
| Υ | * column 1, line 55 - 1 | Ine 58 * | 13,14,16 | | | | |
| A · | * column 2, line 17 - c | column 4, line 25; figures | 2,4,5,8, | | | | |
| | 1,2 * | _ | 9 | | | | |
| Y | ELECTRONIC DESIGN. | - | 13.14 | | | | |
| | vol. 36, no. 3, March 1 | 1988, CLEVELAND OH US | | | | | |
| | pages 50 - 58; | · | | | | | |
| | MILNE: 'electronic des | ign report - Logic | | | • | | |
| | simulation on personal | computers : Friend or | | | | | |
| | foe?" | ine 15 - line 33; figures | 1,3-5, | | | | |
| ^ | 3-4 * | , inc 10 , inc 10, inguits | 9-12,15, | | | | |
| | → ¬ | •, | 17 | • | | | |
| , [| US-A-4 791 357 (HYDUKE) | - 13 December 1988 | 16 | | | | |
| Y | * column 1, line 22 + 1 | | 5-7. | | | | |
| ^ | - column 1, 1176 22 - 1 | 1116 60 | 9-11, 15, | | | | |
| | | •. | 17 | | | | |
| | * column 3, line 14 - 1 | line 41; figure 1 * | | TECHNICAL SEARCHED | | | |
| A | INTEGRATION, THE VLSI | IOURNAL. | 1,2,12 | · · · · · · · · · · · · · · · · · · · | | | |
| _ | vol. 7, no. 1, April 1 | | 1 | G06F | | | |
| | pages 21 - 34; | • | Ì | ٠. | | | |
| | HWANG: 'incremental alg | gorithms for digital | | | | | |
| | simulation' | | | | | | |
| · · | * page 23, line 23 - pa | ige 27, 11ne 4; f1gures | ' | | | | |
| | 2-4 * | | | | ٠. | | |
| | | | *. | | | | |
| | | | į | | | | |
| | , | | l | | | | |
| | | | | | | | |
| | | | | | | | |
| | | | | | | | |
| | ·. | | | | | | |
| | | | | | | | |
| · . | | | _ | | | | |
| | The present search report has b | een drawn up for all claims | | | • | | |
| | Place of search | Date of completion of the search | | Examine | | | |
| | THE HAGUE | 06 AUGUST 1992 | GUII | NGALE A, | | | |
| | CATEGORY OF CITED DOCUME | NTS T: theory or prin | ciple underlying the | e invention | | | |
| | ticularly relevant if taken alone | after the filin | g date | | | | |
| | ticularly relevant if combined with an ument of the same category | | ed in the application and for other reasons | | ٠, | | |
| A : tecl | nnological background | | ····· | | | | |
| | -written disclosure -mediate document | a: member of the | e same patent fami | iy, corresponding | | | |